
...the world's most energy friendly microcontrollers
29.5.10 LCD_IFC - Interrupt Flag Clear Register
Offset
0x024
Reset
Access
Name
Bit Position
Bit
Name
Reset
Access
Description
31:1
Reserved
To ensure compatibility with future devices, always write bits to 0. More information in Section 2.1
(p. 3)0
FC
0
W1
Frame Counter Interrupt Flag Clear
Write to 1 to clear FC interrupt flag.
29.5.11 LCD_IEN - Interrupt Enable Register
Offset
0x028
Reset
Access
Name
Bit Position
Bit
Name
Reset
Access
Description
31:1
Reserved
To ensure compatibility with future devices, always write bits to 0. More information in Section 2.1
(p. 3)0
FC
0
RW
Frame Counter Interrupt Enable
Set to enable interrupt on frame counter interrupt flag.
29.5.12 LCD_SEGD0L - Segment Data Low Register 0 (Async Reg)
For more information about Asynchronous Registers please see Section 5.3
(p. 18) .Offset
0x040
Reset
Access
Name
Bit Position
2011-04-12 - d0001_Rev1.10
441
www.energymicro.com